APPENDIX A

AVR INSTRUCTIONS EXPLAINED

OVERVIEW

In this appendix, we describe each intruction of the ATmega32. In many cases, a simple code example is given to clarify the instruction.

At the end there is a table that shows all the registers and their bits.

Instructions are Copyright of Atmel Semiconductor, Inc. 2009, Used by Permission

SECTION A.1: INSTRUCTION SUMMARY

DATA TRANSFER INSTRUCTIONS

Mnemonics	Operands	Description	Operation	Flags
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None
MOVW	Rd, Rr	Copy Register Word	Rd + 1:Rd ← Rr + 1:Rr	None
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None
LD	Rd, –X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, Rd \leftarrow (X)	None
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None
LD	Rd, –Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, Rd \leftarrow (Y)	None
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None
LD	Rd, –Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, Rd \leftarrow (Z)	None
LDD	Rd, Z + q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None
ST	X, Rr	Store Indirect	(X) ← Rr	None
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None
ST	–X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1$, (X) $\leftarrow Rr$	None
ST	Y, Rr	Store Indirect	(Y) ← Rr	None
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None
ST	−Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, (Y) $\leftarrow Rr$	None
STD	Y + q, Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None
ST	Z, Rr	Store Indirect	(Z) ← Rr	None
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None
ST	–Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, (Z) $\leftarrow Rr$	None
STD	Z + q, Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None
LPM		Load Program Memory	R0 ← (Z)	None
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None
LPM	Rd, Z+	Load Program Memory and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None
SPM		Store Program Memory	(Z) ← R1:R0	None
IN	Rd, P	In Port	Rd ← P	None
OUT	P, Rr	Out Port	P ← Rr	None
PUSH	Rr	Push Register on Stack	Stack ← Rr	None
POP	Rd	Pop Register from Stack	Rd ← Stack	None

BRANCH INSTRUCTIONS

Mnem.	Oper.	Description	Operation	Flags
RJMP	k	Relative Jump	PC ← PC + k + 1	None
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None
JMP	k	Direct Jump	PC ← k	None
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None
CALL	k	Direct Subroutine Call	PC ← k	None
RET		Subroutine Return	PC ← Stack	None
RETI		Interrupt Return	PC ← Stack	I
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None
СР	Rd,Rr	Compare	Rd – Rr	Z,N,V,C,H
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z,N,V,C,H
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z,N,V,C,H
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC \leftarrow PC + 2 or 3	None
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None
BRBS	s, k	Branch if Status Flag Set	if (SREG(s)=1) then PC←PC+k+1	None
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s)=0) then PC←PC+k+1	None
BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None
BRGE	k	Branch if Greater or Equal,Signed	if (N and V= 0) then $PC \leftarrow PC + k + 1$	None
BRLT	k	Branch if Less Than Zero, Signed	if (N and V= 1) then $PC \leftarrow PC + k + 1$	None
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC \leftarrow PC + k + 1	None
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC \leftarrow PC + k + 1	None
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC \leftarrow PC + k + 1	None
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC \leftarrow PC + k + 1	None

BIT AND BIT-TEST INSTRUCTIONS

Mnem.	Operan.	Description	Operation	Flags
SBI	P, b	Set Bit in I/O Register	I/O(P, b) ← 1	None
CBI	P, b	Clear Bit in I/O Register	I/O(P, b) ← 0	None
LSL	Rd	Logical Shift Left	$ \begin{array}{l} Rd(n+1) \leftarrow Rd(n), \\ Rd(0) \leftarrow 0 \end{array} $	Z,C,N,V
LSR	Rd	Logical Shift Right	Rd(n)←Rd(n+1), Rd(7)←0	Z,C,N,V
ROL	Rd	Rotate Left Through Carry	$\begin{array}{c} Rd(0) \leftarrow C, \\ Rd(n+1) \leftarrow Rd(n), \\ C \leftarrow Rd(7) \end{array}$	Z,C,N,V
ROR	Rd	Rotate Right Through Carry	$\begin{array}{l} Rd(7) \leftarrow C, \\ Rd(n) \leftarrow Rd(n+1), \\ C \leftarrow Rd(0) \end{array}$	Z,C,N,V
ASR	Rd	Arithmetic Shift Right	$\begin{array}{c} Rd(n) \leftarrow Rd(n+1), \\ n = 06 \end{array}$	Z,C,N,V
SWAP	Rd	Swap Nibbles	$\begin{array}{c} Rd(30) \leftarrow Rd(74),\\ Rd(74) \leftarrow Rd(30) \end{array}$	None
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)
BCLR	s	Flag Clear	SREG(s) ← 0	SREG(s)
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None
SEC		Set Carry	C ← 1	С
CLC		Clear Carry	C ← 0	С
SEN		Set Negative Flag	N ←1	N
CLN		Clear Negative Flag	N ← 0	N
SEZ		Set Zero Flag	Z ←1	z
CLZ		Clear Zero Flag	Z ← 0	z
SEI		Global Interrupt Enable	l ← 1	1
CLI		Global Interrupt Disable	l ← 0	1
SES		Set Signed Test Flag	S ← 1	S
CLS		Clear Signed Test Flag	S ← 0	S
SEV		Set Two's Complement Overflow	V ← 1	V
CLV		Clear Two's Complement Overflow	$V \leftarrow 0$	V
SET		Set T in SREG	T ← 1	т
CLT		Clear T in SREG	T ← 0	т
SEH		Set Half Carry Flag in SREG	H ←1	н
CLH		Clear Half Carry Flag in SREG	H ← 0	н

ARITHMETIC AND LOGIC INSTRUCTIONS

Mnem.	Operands	Description	Operation	Flags
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H
ADIW	Rdl, K	Add Immediate to Word	Rdh:RdI ← Rdh:RdI + K	Z,C,N,V,S
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \gets Rd - K - C$	Z,C,N,V,H
SBIW	Rdl, K	Subtract Immediate from Word	Rdh:RdI ← Rdh:RdI – K	Z,C,N,V,S
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \cdot K$	Z,N,V
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V
ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V
EOR	Rd, Rr	Exclusive OR Registers	Rd ← Rd Rr	Z,N,V
СОМ	Rd	One's Complement	Rd ← \$FF - Rd	Z,C,N,V
NEG	Rd	Two's Complement	Rd ← \$00 - Rd	Z,C,N,V,H
SBR	Rd, K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V
CBR	Rd, K	Clear Bit(s) in Register	$Rd \leftarrow Rd \cdot (\$FF - K)$	Z,N,V
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V
DEC	Rd	Decrement	Rd ← Rd − 1	Z,N,V
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V
CLR	Rd	Clear Register	Rd ← \$00	Z,N,V
SER	Rd	Set Register	Rd ← \$FF	None
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C
MULS	Rd, Rr	Multiply Signed	R1:R0 ← Rd x Rr	Z,C
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C
FMUL	Rd, Rr	Fractional Multiply Unsigned	R1:R0 ← (Rd x Rr)<< 1	Z,C
FMULS	Rd, Rr	Fractional Multiply Signed	R1:R0 ← (Rd x Rr)<< 1	Z,C
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \ x \ Rr) << 1$	Z,C

MCU CONTROL INSTRUCTIONS

Mnemonics	Operands	Description	Operation	Flags
NOP		No Operation		None
SLEEP		Sleep	(see specific descr. for Sleep function)	None
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None
BREAK		Break	For On-Chip Debug Only	None

SECTION A.2: AVR INSTRUCTIONS FORMAT

ADC Rd, Rr	; Add with carry
$0 \le d \le 31, 0 \le r \le 31$; $\mathbf{Rd} \leftarrow \mathbf{Rd} + \mathbf{Rr} + \mathbf{C}$
Adds two registers and the	contents of the C flag and places the result in the des-
tination register Rd.	······································
Flags: H, S, V, N, Z, C	Cycles: 1
Example:	;Add R1:R0 to R3:R2
add r2,r0	;Add low byte
adc r3,r1	;Add with carry high byte
ADD Rd, Rr	; Add without carry
$0 \le d \le 31, 0 \le r \le 31$; $\mathbf{Rd} \leftarrow \mathbf{Rd} + \mathbf{Rr}$

Adds two registers without the C flag and places the result in the destination register Rd.

Flags: H, S, V, N, Z, C	Cycles: 1
Example:	
add r1,r2	;Add r2 to r1 (r1=r1+r2)
add r28,r28	;Add r28 to itself (r28=r28+r28)

ADIW Rd+1:Rd, K	; Add Immediate to Word
$d \in \{24, 26, 28, 30\}, 0 \le K \le 63$; $Rd + 1$: $Rd \leftarrow Rd + 1$: $Rd + K$

Adds an immediate value (0-63) to a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers.

Flags: S, V, N, Z, C	Cycles: 2
Example:	
adiw r25:24,1	;Add 1 to r25:r24
adiw ZH:ZL,63	;Add 63 to the Z-pointer (r31:r30)
AND Rd, Rr	; Logical AND

<u>0 2 u 2 51, 0 21 2 51</u>	, Ku × Ku · Ki	
$0 \le d \le 31, 0 \le r \le 31$; Rd ← Rd • Rr	
· · · · · · · · · · · · · · · · · · ·	, 0	

Performs the logical AND between the contents of register Rd and register Rr and places the result in the destination register Rd.

Flags: S, V \leftarrow 0, N, Z	Cycles: 1
Example:	
and r2,r3	;Bitwise and r2 and r3, result in r2
ldi r16,1	;Set bitmask 0000 0001 in r16
and r2,r16	;Isolate bit 0 in r2

ANDI Rd, K	; Logical AND with Immediate
$\underline{16 \le d \le 31, 0 \le K \le 255}$; $\mathbf{Rd} \leftarrow \mathbf{Rd} \bullet \mathbf{K}$

Performs the logical AND between the contents of register Rd and a constant and places the result in the destination register Rd.

Flags: S, V \leftarrow 0, N, Z Cycles: 1

Example:

andi	r17 , \$0F
andi	r18,\$10

;Clear upper nibble of r17 ;Isolate bit 4 in r18

; Arithmetic Shift Right

$\begin{array}{c|c} \overline{\text{ASR}} & Rd \\ 0 \le d \le 31 \end{array}$

Shifts all bits in Rd one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C flag of the SREG. This operation effectively divides a signed value by two without changing its sign. The Carry flag can be used to round the result. Flags: S, V, N, Z, C Cycles: 1 Example: Idi r16,\$10 ;Load decimal 16 into r16

ldi r16,\$10	;Load decimal 16 into r16
asr r16	;r16=r16 / 2
ldi r17,\$FC	;Load -4 in r17
asr r17	;r17=r17/2

BCLR s	; Bit Clear in SREG
$0 \le s \le 7$; SREG(s) $\leftarrow 0$

Clears a single flag in SREG (Status Register). Flags: I, T, H, S, V, N, Z, C Cycles: 1 Example:

pre.					
bclr	0	;Clear	Ca	rry	flag
bclr	7	;Disab]	Le	inte	errupts

BLDRd, b; Bit Load from the T Flag in SREG to a Bit in Register $0 \le d \le 31, 0 \le b \le 7$; Rd(b) \leftarrow T

Copies the T flag in the SREG (Status Register) to bit b in register Rd.Flags: ---Cycles: 1Example:;Store bit 2 of r1 in T flagbst r1,2;Store bit 2 of r1 in T flagbld r0,4;Load T flag into bit 4 of r0

BRBC s, k; Branch if Bit in SREG is Cleared $0 \le s \le 7, -64 \le k \le +63$; If SREG(s) = 0 then PC \leftarrow PC + k + 1, else PC \leftarrow PC + 1

Conditional relative branch. Tests a single bit in SREG (Status Register) and branches relatively to PC if the bit is set.

Flags:	Cycles: 1or 2
Example:	
cpi r20,5	;Compare r20 to the value 5
brbc 1,noteq	;Branch if Zero flag cleared
•••	
noteq:nop	;Branch destination (do nothing)

BRBS s, k; Branch if Bit in SREG is Set $0 \le s \le 7, -64 \le k \le +63$; If SREG(s) = 1 then PC \leftarrow PC + k + 1, else PC \leftarrow PC + 1

Conditional relative branch. Tests a single bit in SREG (Status Register) and branches relatively to PC if the bit is set.

C

Flags:	Cycles: 1 or 2
Example:	
bst r0,3 brbs 6,bitset	;Load T bit with bit 3 of r0 ;Branch T bit was set
 bitset: nop	;Branch destination (do nothing)

BRCC k	; Branch if Carry Cleared
$-64 \le k \le +63$; If C = 0 then PC \leftarrow PC + k + 1, else PC \leftarrow PC + 1

Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is cleared. Flags: --- Cycles: 1 or 2 Example: add r22,r23 ;Add r23 to r22 brcc nocarry ;Branch if carry cleared ... nocarry: nop ;Branch destination (do nothing)

BRCS k; Branch if Carry Set $-64 \le k \le +63$; If C = 1 then PC \leftarrow PC + k + 1, else PC \leftarrow PC + 1

Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is set.

Flags: Example:		Cycles: 1 or 2
Example.	cpi r26,\$56 brcs carry	;Compare r26 with \$56 ;Branch if carry set
carry:	nop	;Branch destination (do nothing)
BREAK		; Break

The BREAK instruction is used by the on-chip debug system, and is normally not used in the application software. When the BREAK instruction is executed, the AVR CPU is set in the stopped mode. This gives the on-chip debugger access to internal resources.

Cycles: 1

Flags: ---

Example: -

BREQ k	; Branch if Equal
$-64 \le k \le +63$; If Rd = Rr (Z = 1) then PC \leftarrow PC + k + 1, else PC \leftarrow PC + 1

Conditional relative branch. Tests the Zero flag (Z) and branches relatively to PC if Z is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB, or SUBI, the branch will occur if and only if the unsigned or signed binary number represented in Rd was equal to the unsigned or signed binary number represented in Rr.

```
Flags: --- Cycles: 1 or 2
```

Example:

	ccp r1,r0 breq equal	;Compare registers r1 and r0 ;Branch if registers equal
equal:	nop	;Branch destination (do nothing)

BRGE k ; Branch if Greater or Equal (Signed) ; If $Rd \ge Rr (N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$, else $PC \leftarrow PC + 1$ $-64 \le k \le +63$

Conditional relative branch. Tests the Signed flag (S) and branches relatively to PC if S is cleared. If the instruction is executed immediately after any of the instructions CP, CPI, SUB, or SUBI, the branch will occur if and only if the signed binary number represented in Rd was greater than or equal to the signed binary number represented in Rr.

Flags:		Cycles: 1 or 2
Example:		
	cp r11,r12 brge greateq	;Compare registers rll and rl2 ;Branch if rll ≥ rl2 (signed)
greateq:	nop	;Branch destination (do nothing)
BRHC k		; Branch if Half Carry Flag is Cleared

; If H = 0 then PC \leftarrow PC + k + 1, else PC \leftarrow PC + 1 $-64 \le k \le +63$

Conditional relative branch. Tests the Half Carry flag (H) and branches relatively to PC if H is cleared.

Flags: Example:		Cycles: 1 or 2
Enumpie.	brhc hclear	;Branch if Half Carry flag cleared
hclear:	nop	;Branch destination (do nothing)
$\frac{\text{BRHS } k}{-64 \le k \le +63}$	3	; Branch if Half Carry Flag is Set ; If H = 1 then PC ← PC + k + 1, else PC ← PC + 1

Conditional relative branch. Tests the Half Carry flag (H) and branches relatively to PC if H is set.

Flags:		Cycles: 1 or 2
Example:	brhs hset	;Branch if Half Carry flag set
hset:	nop	;Branch destination (do nothing)

BRID k ; Branch if Global Interrupt is Disabled ; If I = 0 then $PC \leftarrow PC + k + 1$, else $PC \leftarrow PC + 1$ $-64 \le k \le +63$

Conditional relative branch. Tests the Global Interrupt flag (I) and branches relatively to PC if I is cleared.

Flags:		Cycles: 1 or 2
Example:		
	brid intdis	;Branch if interrupt disabled
intdis:	nop	;Branch destination (do nothing)
BRIE k $-64 \le k \le +63$	3	; Branch if Global Interrupt is Enabled ; If I = 1 then PC ← PC + k + 1, else PC ← PC + 1

Conditional relative branch. Tests the Global Interrupt flag (I) and branches relatively to PC if I is set. Flags: ----

Cycles: 1 or 2

Example:			
	brie inten	;Branch if interrupt enabled	
inten:	nop	;Branch destination (do nothing	J)

BRLO k; Branch if Lower (Unsigned) $-64 \le k \le +63$; If Rd < Rr (C = 1) then PC \leftarrow PC + k + 1, else PC \leftarrow PC + 1

Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB, or SUBI, the branch will occur if and only if the unsigned binary number represented in Rd was smaller than the unsigned binary number represented in Rr.

Flags	:	Cycles: 1 or 2
Example:		
	eor r19,r19	;Clear r19
loop:	inc r19	;Increment r19
	 cpi r19,\$10 brlo loop nop	;Compare r19 with \$10 ;Branch if r19 < \$10 (unsigned) ;Exit from loop (do nothing)
BRLT k		; Branch if Less Than (Signed)
$-64 \le k \le +6$	53; If Rd < R	r (N \oplus V = 1) then PC \leftarrow PC + k + 1, else PC \leftarrow PC + 1

Conditional relative branch. Tests the Signed flag (S) and branches relatively to PC if S is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB, or SUBI, the branch will occur if and only if the signed binary number represented in Rd was less than the signed binary number represented in Rr.

Flags:		Cycles: 1 or 2
Example:	bcp r16,r1	;Compare r16 to r1
	brlt less	;Branch if r16 < r1 (signed)
less:	nop	;Branch destination (do nothing)
BRMI k		; Branch if Minus

 $-64 \le k \le +63 \qquad \qquad ; \text{ If } N=1 \text{ then } PC \leftarrow PC + k + 1, \text{ else } PC \leftarrow PC + 1$

Conditional relative branch. Tests the Negative flag (N) and branches relatively to PC if N is set.

Flags:		Cycles: 1 or 2
Example:		
-	subi r18,4 brmi negative	;Subtract 4 from r18 ;Branch if result negative
negative:	nop	;Branch destination (do nothing)

BRNE; Branch if Not Equal $-64 \le k \le +63$; If Rd \ne Rr (Z = 0) then PC \leftarrow PC + k + 1, else PC \leftarrow PC + 1

Conditional relative branch. Tests the Zero flag (Z) and branches relatively to PC if Z is cleared. If the instruction is executed immediately after any of the instructions CP, CPI, SUB, or SUBI, the branch will occur if and only if the unsigned or signed binary

BRPL k $-64 \le k \le +6$	3	; Branch if Plus ; If N = 0 then PC ← PC + k + 1, else PC ← PC + 1
	cpi r27,5 brne loop nop	;Compare r27 to 5 ;Branch if r27 not equal 5 ;Loop exit (do nothing)
loop:	eor r27,r27 inc r27	;Clear r27 ;Increment r27
Flags Example:	:	Cycles: 1 or 2

number represented in Rd was not equal to the unsigned or signed binary number represented in Rr.

Conditional relative branch. Tests the Negative flag (N) and branches relatively to PC if N is cleared.

Flags	:		Cycles: 1 or 2
Example:			
		r26,\$50 positive	;Subtract \$50 from r26 ;Branch if r26 positive
positive:	nop		;Branch destination (do nothing)
BRSH k			; Branch if Same or Higher (Unsigned)
$-64 \le k \le +6$	3	; If Rd ≥Rr	(C = 0) then PC \leftarrow PC + k + 1, else PC \leftarrow PC + 1

Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is cleared. If the instruction is executed immediately after execution of any of the instructions CP, CPI, SUB, or SUBI, the branch will occur if and only if the unsigned binary number represented in Rd was greater than or equal to the unsigned binary number represented in Rr.

Flags:		Cycles: 1 or 2
Example:		
	subi r19,4 brsh highsm	;Subtract 4 from r19 ;Branch if r19 >= 4 (unsigned)
highsm:	nop	;Branch destination (do nothing)
BRTC k		• Branch if the T Flag is Cleared

BRIC K	; Branch If the T Flag is Cleared
$-64 \le k \le +63$; If T = 0 then PC \leftarrow PC + k + 1, else PC \leftarrow PC + 1

Conditional relative branch. Tests the T flag and branches relatively to PC if T is cleared.

Flags:		Cycles: 1 or 2
Example:		
	bst r3,5 brtc tclear	;Store bit 5 of r3 in T flag ;Branch if this bit was cleared
tclear:	nop	;Branch destination (do nothing)

Conditional relative branch. Tests the T flag and branches relatively to PC if T is

	brts tset	;Branch if this bit was set
tset:	nop	;Branch destination (do nothing)
PDVC k	L	
$\frac{\text{BRVC} \text{k}}{-64 \le \text{k} \le +}$	()	; Branch if Overflow Cleared ; If V = 0 then PC \leftarrow PC + k + 1, else PC \leftarrow PC + 1

Conditional relative branch. Tests the Overflow flag (V) and branches relatively to PC if V is cleared.

Flags	3:	Cycles: 1 or 2
Example:	add r3,r4 brvc noover	;Add r4 to r3 ;Branch if no overflow
noover:	nop	;Branch destination (do nothing)
$\frac{\mathbf{BRVS} \mathbf{k}}{-64 \le \mathbf{k} \le +6}$	53	; Branch if Overflow Set ; If V=1 then PC←PC + k + 1, else PC←PC + 1

Conditional relative branch. Tests the Overflow flag (V) and branches relatively to PC if V is set.

Flags:		Cycles: 1 or 2
Example:		
	add r3,r4 brvs overfl	;Add r4 to r3 ;Branch if overflow
overfl:	nop	;Branch destination (do nothing)

BSET s	; Bit Set in SREG	
$0 \leq s \leq 7$; SREG(s) $\leftarrow 1$	
Sets a single fla	g or bit in SREG (Status Register).	

Flags: A	ny of the flags.	Cycles: 1
Example:		
bs	set 6	;Set T flag
bs	set 7	;Enable interrupt

BST Rd,b; Bit Store from Register to T Flag in SREG $0 \le d \le 31, 0 \le b \le 7$; T \leftarrow Rd(b)

Stores bit b from Rd to the T flag in SREG (Status Register).

Flags:	Т	Cycles: 1
Example:		;Copy bit
	bst r1,2	;Store bit 2 of r1 in T flag
	bld r0,4	;Load T into bit 4 of rOt

CALL k ; Long Call to a Subroutine $0 \le k \le 64K$ (Devices with 16 bits PC) or $0 \le k \le 4M$ (Devices with 22 bits PC)

Calls to a subroutine within the entire program memory. The return address (to the instruction after the CALL) will be stored onto the stack. (See also RCALL.) The stack pointer uses a post-decrement scheme during CALL.

Flags: ---

 $0 \le A \le 31, 0 \le b \le 7$

Cycles: 4

Example:

nop ;Continue (do nothing) check: cpi r16,\$42 ;Check if r16 has a special value breq error ;Branch if equal ret ;Return from subroutine error: rjmp error ;Infinite loop	CBI A, b		; Clear Bit in I/O Register	
check: cpi r16,\$42 ;Check if r16 has a special value breq error ;Branch if equal	error:			
nop ;Continue (do nothing)	check:	cpi r16,\$42 breq error	;Branch if equal	
mov r16,r0 ;Copy r0 to r16 call check ;Call subroutine	Example.	call check	;Call subroutine	

Clears a specified bit in an I/O Register. This instruction operates on the lower 32 I/O registers (addresses 0-31)

; $I/O(A,b) \leftarrow 0$

Flags:	Cycles: 2
Example: cbi \$12,7	;Clear bit 7 in Port D

CBR Rd, k	; Clear Bits in Register
$16 \le d \le 31, 0 \le K \le 255$; $\mathbf{Rd} \leftarrow \mathbf{Rd} \bullet (\$\mathbf{FF} - \mathbf{K})$

Clears the specified bits in register Rd. Performs the logical AND between the contents of register Rd and the complement of the constant mask K.

Flags: S, N, V \leftarrow 0, Z	Cycles: 1
Example:	
cbr r16,\$F0	;Clear upper nibble of r16
cbr r18,1	;Clear bit 0 in r18

CLC		; Clear Carry Flag	
		; C ← 0	
Clean	rs the Carry flag (C) in SREG (Status Register).	
Flags	s: $C \leftarrow 0$.	Cycles: 1	
Example:		·	
1	add r0,r0	;Add r0 to itself	
	clc	;Clear Carry flag	
CLH		; Clear Half Carry Flag	
		; $\mathbf{H} \leftarrow 0$	
Clear	rs the Half Carry fla	ag (H) in SREG (Status Register).	
Flags	s: $H \leftarrow 0$.	Cycles: 1	
Example:		-	
1	clh	;Clear the Half Carry flag	

Clears the Global Interrupt flag (I) in SREG (Status Register). The interrupts will be immediately disabled. No interrupt will be executed after the CLI instruction, even if it occurs simultaneously with the CLI instruction.

	I $\leftarrow 0.$	Cycles: 1
Example:		,
-	in temp, SREG	;Store SREG value ;(temp must be defined by user)
	cli	;Disable interrupts during timed sequence
	sbi EECR, EEMWE	;Start EEPROM write
	sbi EECR, EEWE	;
	out SREG, temp	;Restore SREG value (I-flag)
CLN		; Clear Negative Flag ; N ← 0
Clears	s the Negative flag (N)) in SREG (Status Register).
	$N \leftarrow 0.$	Cycles: 1
Example:		,
	add r2,r3	;Add r3 to r2
	cln	;Clear Negative flag
CLR Rd		; Clear Register
$0 \le d \le 31$; $\mathbf{Rd} \leftarrow \mathbf{Rd} \oplus \mathbf{Rd}$
Clears	a register. This instru	uction performs an Exclusive-OR between a register

and itself. This will clear all bits in the register..

Flags:	$S \leftarrow 0, N \leftarrow 0, V \leftarrow 0, I$	$Z \leftarrow 0$ Cycles: 1
Example:		
	clr r18	;Clear r18
loop:	inc r18	;Increment r18
	 cpi r18,\$50 brne loop	;Compare r18 to \$50

CLS		; Clear Signed Flag ; S ← 0	
	Clears the Signed flag	(S) in SREG (Status Register).	
	Flags: $S \leftarrow 0$.	Cycles: 1	
Examp	ole:	-	
1	add r2,r3	;Add r3 to r2	
	cls	;Clear Signed flag	
CLT		; Clear T Flag	
		; T ← 0	
	Clears the T flag in SR	EG (Status Register).	
	Flags: $T \leftarrow 0$.	Cycles: 1	
Examp	ole:	-	
1	clt	;Clear T flag	

CLV		; Clear Overflow Flag ; $V \leftarrow 0$
	Clears the Overflow flag lags: $V \leftarrow 0$.	g (V) in SREG (Status Register). Cycles: 1
Example	C	
p	add r2,r3 clv	;Add r3 to r2 ;Clear Overflow flag
CLZ		; Clear Zero Flag
		$Z \leftarrow 0$
C	Clears the Zero flag (Z)	in SREG (Status Register).
	flags: $Z \leftarrow 0$.	Cycles: 1
Example	e	
1	clz	;Clear zero
COM R	Rd	; One's Complement
$0 \le d \le 3$	31	; Rd ← \$FF – Rd
	This instruction perform lags: S, V \leftarrow 0, N , Z \leftarrow	ns a one's complement of register Rd. - 1, C. Cycles: 1
Example		
1	com r4	;Take one's complement of r4
	breq zero	;Branch if zero
zero:	 nop	;Branch destination (do nothing)
2010.	пор	, branch descritación (do notning)
CP Rd,F	Rr	; Compare
$0 \le d \le 3$	$31, 0 \le r \le 31$; Rd – Rr
		s a compare between two registers, Rd and Rr. None of t

registers are changed. All conditional branches can be used after this instruction.

Flags: H, S,V, N, Z, C. Cycles: 1

Example:

CDC Dd Dw		• Compare with Carry
noteq:	nop	;Branch destination (do nothing)
Example.	cp r4,r19 brne noteq	;Compare r4 with r19 ;Branch if r4 not equal r19

CPC Rd,Rr	; Compare with Carry
$0 \le d \le 31, 0 \le r \le 31$; Rd – Rr – C

This instruction performs a compare between two registers, Rd and Rr, and also takes into account the previous carry. None of the registers are changed. All conditional branches can be used after this instruction.

Flags	: H, S, V, N, Z, C.	Cycles: 1
Example:		;Compare r3:r2 with r1:r0
	cp r2,r0	;Compare low byte
	cpc r3,r1	;Compare high byte
	brne noteq	;Branch if not equal
	• • •	
noteq:	nop	;Branch destination (do nothing)

CPI Rd,K	; Compare with Immediate
$16 \le d \le 31, 0 \le K \le 255$; Rd – K

This instruction performs a compare between register Rd and a constant. The register is not changed. All conditional branches can be used after this instruction.

Flags: H, S,V, N, Z, C. Cycles: 1 Example:

$0 \le d \le 31, 0$	$0 \le r \le 31$; If Rd = Rr then PC \leftarrow PC + 2 or 3 else PC \leftarrow PC + 1
CPSE Rd,R	r	; Compare Skip if Equal
error:	nop	;Branch destination (do nothing)
Example.	cpi r19,3 brne error	;Compare r19 with 3 ;Branch if r19 not equal 3

This instruction performs a compare between two registers Rd and Rr, and skips the next instruction if Rd = Rr.

Flag	S:	Cycles: 1, 2, or 3
Example:		
	inc r4 cpse r4,r0 neg r4 nop	;Increment r4 ;Compare r4 to r0 ;Only executed if r4 not equal r0 ;Continue (do nothing)
DEC Rd		: Decrement

DEC Rd	; Decrement
$0 \le d \le 31$; $\mathbf{Rd} \leftarrow \mathbf{Rd} - 1$

Subtracts one from the contents of register Rd and places the result in the destination register Rd.

The C flag in SREG is not affected by the operation, thus allowing the DEC instruction to be used on a loop counter in multiple-precision computations.

When operating on unsigned values, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

Flags:	S,V, N, Z.	Cycles: 1
Example:		
	ldi r17,\$10	;Load constant in r17
loop:	add r1,r2	;Add r2 to r1
	dec r17	;Decrement r17
	brne loop	;Branch if r17 not equal 0
	nop	;Continue (do nothing)

EOR Rd,Rr	; Exclusive OR
$0 \le d \le 31, 0 \le r \le 31$; $\mathbf{Rd} \leftarrow \mathbf{Rd} \oplus \mathbf{Rr}$

Performs the logical Exclusive OR between the contents of register Rd and register Rr and places the result in the destination register Rd.


Flags: S, V, $Z \leftarrow 0$, N, Z. Cycles: 1

Example:

eor r4,r4	;Clear r4
eor r0,r22	;Bitwise XOR between r0 and r22

FMUL Rd,Rr; Fractional Multiply Unsigned $16 \le d \le 23, 16 \le r \le 23$; R1:R0 \leftarrow Rd \times Rr (unsigned \leftarrow unsigned \times unsigned)

This instruction performs 8-bit \times 8-bit \rightarrow 16-bit unsigned multiplication and shifts the result one bit left.



Let (N.Q) denote a fractional number with N binary digits left of the radix point, and Q binary digits right of the radix point. A multiplication between two numbers in the formats (N1.Q1) and (N2.Q2) results in the format ((N1 + N2).(Q1 + Q2)). For signal processing applications, the (1.7) format is widely used for the inputs, resulting in a (2.14) format for the product. A left shift is required for the high byte of the product to be in the same format as the inputs. The FMUL instruction incorporates the shift operation in the same number of cycles as MUL.


The (1.7) format is most commonly used with signed numbers, while FMUL performs an unsigned multiplication. This instruction is therefore most useful for calculating one of the partial products when performing a signed multiplication with 16-bit inputs in the (1.15) format, yielding a result in the (1.31) format. (Note: The result of the FMUL operation may suffer from a 2's complement overflow if interpreted as a number in the (1.15) format.) The MSB of the multiplication before shifting must be taken into account, and is found in the carry bit. See the following example.

The multiplicand Rd and the multiplier Rr are two registers containing unsigned fractional numbers where the implicit radix point lies between bit 6 and bit 7. The 16-bit unsigned fractional product with the implicit radix point between bit 14 and bit 15 is placed in R1 (high byte) and R0 (low byte).

```
Flags: Z, C.
                         Cycles: 2
Example:
                 *****
*******
;* DESCRIPTION
;* Signed fractional multiply of two 16-bit numbers with 32-bit result.
;* r19:r18:r17:r16 = ( r23:r22 * r21:r20 ) << 1
fmuls 16x16 32:
          clr r2
          fmuls r23, r21
                              ;((signed)ah *(signed)bh) << 1
          movw r19:r18, r1:r0
          fmul r22, r20
                              ;(al * bl) << 1
          adc r18, r2
          movwr17:r16, r1:r0
          fmulsu r23, r20
                              ;((signed)ah * bl) << 1
          sbc r19, r2
          add r17, r0
          adc r18, r1
          adc r19, r2
          fmulsu r21, r22
                              ;((signed)bh * al) << 1
          sbc r19, r2
          add r17, r0
          adc r18, r1
          adc r19, r2
```

FMULS Rd,Rr; Fractional Multiply Signed $16 \le d \le 23, 16 \le r \le 23$; R1:R0 \leftarrow Rd \times Rr (signed \leftarrow signed \times signed)

This instruction performs 8-bit \times 8-bit \rightarrow 16-bit signed multiplication and shifts the result one bit left.



Let (N.Q) denote a fractional number with N binary digits left of the radix point, and Q binary digits right of the radix point. A multiplication between two numbers in the formats (N1.Q1) and (N2.Q2) results in the format ((N1 + N2).(Q1 + Q2)). For signal processing applications, the (1.7) format is widely used for the inputs, resulting in a (2.14) format for the product. A left shift is required for the high byte of the product to be in the same format as the inputs. The FMULS instruction incorporates the shift operation in the same number of cycles as MULS.

The multiplicand Rd and the multiplier Rr are two registers containing signed fractional numbers where the implicit radix point lies between bit 6 and bit 7. The 16-bit signed fractional product with the implicit radix point between bit 14 and bit 15 is placed in R1 (high byte) and R0 (low byte).

Note that when multiplying 0x80 (-1) with 0x80 (-1), the result of the shift operation is 0x8000 (-1). The shift operation thus gives a two's complement overflow. This must be checked and handled by software.

This instruction is not available in all devices. Refer to the device-specific instruction set summary.

Flags: Ž, C.	Cycles: 2
Example:	
fmuls r23,r22	;Multiply signed r23 and r22 in ;(1.7) format, result in (1.15) format
movw r23:r22,r1:r0	;Copy result back in r23:r22

```
FMULSU Rd,Rr; Fractional Multiply Signed with Unsigned16 \le d \le 23, 16 \le r \le 23; R1:R0 \leftarrow Rd \times Rr
```

This instruction performs 8-bit \times 8-bit \rightarrow 16-bit signed multiplication and shifts the result one bit left.



Let (N.Q) denote a fractional number with N binary digits left of the radix point, and Q binary digits right of the radix point. A multiplication between two numbers in the formats (N1.Q1) and (N2.Q2) results in the format ((N1 + N2).(Q1 + Q2)). For signal processing applications, the (1.7) format is widely used for the inputs, resulting in a (2.14) format for the product. A left shift is required for the high byte of the product to be in the same format as the inputs. The FMULSU instruction incorporates the shift operation in the same number of cycles as MULSU.

The (1.7) format is most commonly used with signed numbers, while FMULSU

performs a multiplication with one unsigned and one signed input. This instruction is therefore most useful for calculating two of the partial products when performing a signed multiplication with 16-bit inputs in the (1.15) format, yielding a result in the (1.31) format. (Note: The result of the FMULSU operation may suffer from a 2's complement overflow if interpreted as a number in the (1.15) format.) The MSB of the multiplication before shifting must be taken into account, and is found in the carry bit. See the following example.

The multiplicand Rd and the multiplier Rr are two registers containing fractional numbers where the implicit radix point lies between bit 6 and bit 7. The multiplicand Rd is a signed fractional number, and the multiplier Rr is an unsigned fractional number. The 16-bit signed fractional product with the implicit radix point between bit 14 and bit 15 is placed in R1 (high byte) and R0 (low byte).

This instruction is not available in all devices. Refer to the device-specific instruction set summary.

Flags: Z, C. Cycles: 2 Example: ****** ;**** ;* DESCRIPTION ;* Signed fractional multiply of two 16-bit numbers with 32-bit result. ;* r19:r18:r17:r16 = (r23:r22 * r21:r20) << 1 fmuls16x16 32: clrr2 fmuls r23, r21 ;((signed)ah * (signed)bh) << 1</pre> movwr19:r18, r1:r0 fmul r22, r20 ;(al * bl) << 1</pre> adc r18, r2 movwr17:r16, r1:r0 fmulsu r 23, r20 ;((signed)ah * bl) << 1</pre> sbc r19, r2 add r17, r0 adc r18, r1 adc r19, r2 fmulsu r21, r22 ;((signed)bh * al) << 1</pre> sbc r19, r2 add r17, r0 adc r18, r1 adc r19, r2

ICALL

; Indirect Call to Subroutine

Indirect call of a subroutine pointed to by the Z (16 bits) pointer register in the register file. The Z-pointer register is 16 bits wide and allows calls to a subroutine within the lowest 64K words (128K bytes) section in the program memory space. The stack pointer uses a post-decrement scheme during ICALL.

This instruction is not available in all devices. Refer to the device-specific instruction set summary.

Flags: Example:	Cycles: 3
mov r30,r0	;Set offset to call table
icall	;Call routine pointed to by r31:r30

Indirect jump to the address pointed to by the Z (16 bits) pointer register in the register file. The Z-pointer register is 16 bits wide and allows jumps within the lowest 64K words (128K bytes) of the program memory.

This instruction is not available in all devices. Refer to the device-specific instruction set summary.

IN Rd,A $0 \le d \le 31$, 0	$0 \le A \le 63$; Load an I/O Location to Register ; Rd ← I/O(A)
	ijmp	;Jump to routine pointed to by r31:r30
	mov r30,r0	;Set offset to jump table
Example:		
Flags	5:	Cycles: 2

Loads data from the I/O space (ports, timers, configuration registers, etc.) into register Rd in the register file.

Flags:		Cycles: 1
Example:		
-	in r25,\$16 cpi r25,4 breq exit	;Read Port B ;Compare read value to constant ;Branch if r25=4
exit:	nop	;Branch destination (do nothing)
INC Rd		; Increment

Adds one to the contents of register Rd and places the result in the destination register Rd.

; $\mathbf{Rd} \leftarrow \mathbf{Rd} + \mathbf{1}$

The C flag in SREG is not affected by the operation, thus allowing the INC instruction to be used on a loop counter in multiple-precision computations.

When operating on unsigned numbers, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

Flags:	S, V, N, Z.	Cycles: 1
Example:		
	clr r22	;Clear r22
loop:	inc r22	;Increment r22
	cpi r22,\$4F brne loop nop	;Compare r22 to \$4f ;Branch if not equal ;Continue (do nothing)

JMP k	; Jump
$0 \le k < 4M$; PC \leftarrow k

Jump to an address within the entire 4M (words) program memory. See also RJMP.

Flags:--- Cycles: 3

 $0 \le d \le 31$

LD		; Load Indirect from Data Space to Register ; using Index X
farplc:	nop	;Jump destination (do nothing)
Example:	mov r1,r0 jmp farplc	;Copy r0 to r1 ;Unconditional jump

Loads one byte indirect from the data space to a register. For parts with SRAM, the data space consists of the register file, I/O memory, and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.

The data location is pointed to by the X (16 bits) pointer register in the register file. Memory access is limited to the current data segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPX in register in the I/O area has to be changed.

The X-pointer register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented.

These features are especially suited for accessing arrays, tables, and stack pointer usage of the X-pointer register. Note that only the low byte of the X-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPX register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes program memory, and the increment/ decrement is added to the entire 24-bit address on such devices.

() () ()	/ /	Operation: $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X + 1$ $X \leftarrow X - 1, Rd \leftarrow (X)$	Comment: X: Unchanged X: Post-incremented X: Pre-decremented
F Example	Flags: e:	Cycles: 2	
1	clr r27 ldi r26,\$60 ld r0,X+	;Clear X high byte ;Set X low byte to \$;Load r0 with data sp ;X post inc)	
	ld r1,X ldi r26,\$63	;Load r1 with data sp	
	ld r2,X ld r3,-X	;Load r2 with data sp ;Load r3 with data sp ;\$62(X pre dec)	
LD (LD	D)	; Load Indirect from Da ; using Index Y	ta Space to Register

Loads one byte indirect with or without displacement from the data space to a register. For parts with SRAM, the data space consists of the register file, I/O memory, and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space. The data location is pointed to by the Y (16 bits) pointer register in the register file. Memory access is limited to the current data segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPY in register in the I/O area has to be changed.

The Y-pointer register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for accessing arrays, tables, and stack pointer usage of the Y-pointer register. Note that only the low byte of the Y-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPY register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes program memory, and the increment/ decrement/displacement is added to the entire 24-bit address on such devices.

Syntax:	Operation:	Comment:
(i) LD Rd, Y	$Rd \leftarrow (Y)$	Y: Unchanged
(ii) LD Rd, Y+	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	Y: Postincremented
(iii) LD Rd, -Y	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	Y: Predecremented
(iiii) LDD Rd, Y + q	$Rd \leftarrow (Y + q)$	Y: Unchanged, q: Displacement
Flags:	Cycles: 2	

Example:	
LAampie.	

ple:			
clr r29	;Clear Y high byte		
ldi r28,\$60	;Set Y low byte to	\$60	
ld r0,Y+	;Load r0 with data	space loc.	\$60(Y post inc)
ld r1,Y	;Load r1 with data	space loc.	\$61
ldi r28,\$63	;Set Y low byte to	\$63	
ld r2,Y	;Load r2 with data	space loc.	\$63
ld r3,-Y	;Load r3 with data	space loc.	\$62(Y pre dec)
ldd r4,Y+2	;Load r4 with data	space loc.	\$64

LD (LDD)	; Load Indirect from Data Space to Register
	; using Index Z

Loads one byte indirect with or without displacement from the data space to a register. For parts with SRAM, the data space consists of the register file, I/O memory, and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.

The data location is pointed to by the Z (16 bits) pointer register in the register file. Memory access is limited to the current data segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPZ in register in the I/O area has to be changed.

The Z-pointer register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for stack pointer usage of the Z-pointer register, however because the Z-pointer register can be used for indirect subroutine calls, indirect jumps, and table lookup, it is often more convenient to use the X or Y-pointer as a dedicated stack pointer. Note that only the low byte of the Z-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPZ register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes program memory, and the increment/decrement/displacement is added to the entire 24-bit address on such devices.

Syntax:	Operation:	Comment:
(i) LD Rd, Z	$Rd \leftarrow (Z)$	Z: Unchanged
(ii) LD Rd, Z+	$Rd \leftarrow (Z) Z \leftarrow Z + 1$	Z: Postincrement
(iii) LD Rd, –Z	$Z \leftarrow Z - 1 \text{ Rd} \leftarrow (Z)$	Z: Predecrement
(iiii) LDD Rd, Z + q	$Rd \leftarrow (Z + q)$	Z: Unchanged, q: Displacement
Flags:	Cycles: 2	
Example:		
clr r31	;Clear Z high byte	
ldi r30,\$60	;Set Z low byte to	\$60
ld r0,Z+	;Load r0 with data	space loc.\$60(Z postinc.)
ld r1,Z	;Load r1 with data	space loc. \$61
ldi r30,\$63	;Set Z low byte to	\$63
ld r2,Z	;Load r2 with data	space loc. \$63
ld r3,-Z	;Load r3 with data	space loc. \$62(Z predec.)
ldd r4,Z+2	;Load r4 with data	space loc. \$64
		• .

LDI Rd,K	; Load Immediate
$16 \le d \le 31, 0 \le K \le 255$; $\mathbf{Rd} \leftarrow \mathbf{K}$

Loads an 8-bit constant directly to registers 16 to 31. Flags:--- Cycles: 1

Flags:---Example:

clr r31	;Clear Z high byte
ldi r30,\$F0	;Set Z low byte to \$F0
lpm	;Load constant from program
	;memory pointed to by Z

LDS Rd,k	; Load Direct from Data Space
$0 \le d \le 31, 0 \le k \le 65535$; $\mathbf{Rd} \leftarrow (\mathbf{k})$

Loads one byte from the data space to a register. The data space consists of the register file, I/O memory, and SRAM.

Flags:		Cycles: 2
Example:		
lds	r2,\$FF00	;Load r2 with the contents of ;data space location \$FF00
	r2,r1 \$FF00,r2	;add r1 to r2 ;Write back
LPM		; Load Program Memory

Loads one byte pointed to by the Z-register into the destination register Rd. This instruction features a 100% space effective constant initialization or constant data fetch. The program memory is organized in 16-bit words while the Z-pointer is a byte address. Thus, the least significant bit of the Z-pointer selects either the low byte (ZLSB = 0) or the high byte (ZLSB = 1). This instruction can address the first 64K bytes (32K words) of

program memory. The Z-pointer register can either be left unchanged by the operation, or it can be incremented. The incrementation does not apply to the RAMPZ register.

Devices with self-programming capability can use the LPM instruction to read the Fuse and Lock bit values. Refer to the device documentation for a detailed description.

Syntax: Operation: Comment: (i) LPM $R0 \leftarrow (Z)$ Z: Unchanged, R0 implied Rd (ii) LPM Rd, Z $Rd \leftarrow (Z)$ Z: Unchanged $Rd \leftarrow (Z), Z \leftarrow Z + 1Z$: Postincremented (iii) LPM Rd, Z+ Flags:---Cycles: 3 Example: ldi ZH, high(Table 1<<1); Initialize Z-pointer ldi ZL, low(Table 1<<1)</pre> lpm r16, Z ;Load constant from program ;Memory pointed to by Z (r31:r30) . . . Table 1: .dw 0x5876 ;0x76 is addresses when ZLSB = 0;0x58 is addresses when ZLSB = 1. . . LSL Rd ; Logical Shift Left $0 \le d \le 31$ -Shifts all bits in Rd one place to С b7 ----- b0 0 the left. Bit 0 is cleared. Bit 7 is loaded into the C flag of the SREG (Status Register). This operation effectively multiplies signed and unsigned values by two. Flags: H, S, V, N, Z, C. Cycles: 1 Example: add r0,r4 ;Add r4 to r0 lsl r0 ;Multiply r0 by 2 LSR Rd ; Logical Shift Left $0 \le d \le 31$ \rightarrow Shifts all bits in Rd one place to the $0 \rightarrow$ b7 - - - - - b0 С right. Bit 7 is cleared. Bit 0 is loaded into the C flag of the SREG. This operation effectively divides an unsigned value by two. The C flag can be used to round the result. Flags: S, V, N \leftarrow 0, Z, C. Cycles: 1 Example: add r0,r4 ;Add r4 to r0 ;Divide r0 by 2 lsr r0 MOV Rd,Rr ; Copy Register $0 \le d \le 31, 0 \le r \le 31$; $\mathbf{Rd} \leftarrow \mathbf{Rr}$

This instruction makes a copy of one register into another. The source register Rr is left unchanged, while the destination register Rd is loaded with a copy of Rr. Flags: --- Cycles: 1

Example:		
-	mov r16,r0 call check	;Copy r0 to r16 ;Call subroutine
check:	 cpi r16,\$11 	;Compare r16 to \$11
	ret	;Return from subroutine


MOVW Rd + 1:Rd,Rr + 1:Rrd	; Copy RegisterWord
$d \in \{0,2,,30\}, r \in \{0,2,,30\}$; $\mathbf{Rd} + 1: \mathbf{Rd} \leftarrow \mathbf{Rr} + 1: \mathbf{Rr}$

This instruction makes a copy of one register pair into another register pair. The source register pair Rr + 1: Rr is left unchanged, while the destination register pair Rd + 1: Rd is loaded with a copy of Rr + 1: Rr.

Flags:		Cycles: 1
Example:		
	<pre>movw r17:16,r1:r0 call check</pre>	;Copy r1:r0 to r17:r16 ;Call subroutine
check:	 cpi r16,\$11	;Compare r16 to \$11
	cpi r17,\$32	;Compare r17 to \$32
	ret	;Return from subroutine

```
\frac{\text{MUL Rd,Rr}}{0 \le d \le 31, 0 \le r \le 31}
```

; R1:R0 ← Rd × Rr(unsigned ← unsigned × unsigned)



; Multiply Unsigned

This instruction performs 8-bit \times 8-bit \rightarrow 16-bit unsigned multiplication.

The multiplicand Rd and the multiplier Rr are two registers containing unsigned numbers. The 16-bit unsigned product is placed in R1 (high byte) and R0 (low byte). Note that if the multiplicand or the multiplier is selected from R0 or R1 the result will overwrite those after multiplication.

Flags: Z, C.	Cycles: 2
Example:	
mul r5,r4 movw r4,r0	;Multiply unsigned r5 and r4 ;Copy result back in r5:r4
MULS Rd,Rr	; Multiply Signed

$16 \le d \le 31, 16 \le r \le 31$; R1:R0 \leftarrow Rd \times Rr(signed \leftarrow signed \times signed)

This instruction performs 8-bit \times 8-bit \rightarrow 16-bit signed multiplication.

The multiplicand Rd and the multiplier Rr are two registers containing signed numbers. The 16-bit signed product is placed in R1 (high byte) and R0 (low byte).

Cycles: 2

Example:

Flags: Z, C.

muls r21,r20 ;Multiply signed r21 and r20
movw r20,r0 ;Copy result back in r21:r20

This instruction performs 8-bit \times 8-bit \rightarrow 16-bit multiplication of a signed and an unsigned number.

The multiplicand Rd and the multiplier Rr are two registers. The multiplicand Rd is a signed number, and the multiplier Rr is unsigned. The 16-bit signed product is placed in R1 (high byte) and R0 (low byte).

Flags: Z, C. Cycles: 2 Example:---

NEG Rd	; Two's Complement	
$\underline{0 \leq d \leq 31}$; Rd ← \$00 – Rd	

Replaces the contents of register Rd with its two's complement; the value \$80 is left unchanged.

Flags:	H, S, V, N, Z, C.	Cycles: 1
Example:		
	sub r11,r0	;Subtract r0 from r11
	brpl positive	;Branch if result positive
	neg r11	;Take two's complement of r11
positive:	nop	;Branch destination (do nothing)

NOP

; No Operation

This instruction performs a single-cycle No Operation.

Flags:		Cycles: 1
Example:		
clr	r16	;Clear r16
ser	r17	;Set r17
out	\$18,r16	;Write zeros to Port B
nop		;Wait (do nothing)
out	\$18,r17	;Write ones to Port B

OR Rd,Rr	; Logical OR
$0 \le d \le 31, 0 \le r \le 31$; $\mathbf{Rd} \leftarrow \mathbf{Rd} \ \mathbf{OR} \ \mathbf{Rr}$

Performs the logical OR between the contents of register Rd and register Rr and places the result in the destination register Rd.

Fla	ags: S, V \leftarrow 0, N, Z.	Cycles: 1
Example:		
	or r15,r16 bst r15,6 brts ok	;Do bitwise or between registers ;Store bit 6 of r15 in T flag ;Branch if T flag set
ok:	nop	;Branch destination (do nothing)

ORI Rd,K	; Logical OR with Immediate
$16 \le d \le 31, 0 \le K \le 255$; Rd ← Rd OR K

Performs the logical OR between the contents of register Rd and a constant and places the result in the destination register Rd.

Flags: S, V \leftarrow 0, N, Z. Cycles: 1

Example:

ori r16,	\$F0 ;Set	high nibble of r16
ori r17,	1 ;Set	bit 0 of r17

OUT A,Rr	; Store Register to I/O Location
$0 \le r \le 31, \ 0 \le A \le 63$; $I/O(A) \leftarrow Rr$

Stores data from register Rr in the register file to I/O space (ports, timers, configuration registers, etc.).

Flag	s:	Cycles: 1	
Example:			
	clr r16	;Clear r16	
	ser r17	;Set r17	
	out \$18,r16	;Write zeros to Port B	
	nop	;Wait (do nothing)	
	out \$18,r17	;Write ones to Port B	
POP Rd		; Pop Register from Stack	
$0 \le d \le 31$; $Rd \leftarrow STACK$	

This instruction loads register Rd with a byte from the STACK. The stack pointer is pre-incremented by 1 before the POP.

Flag	s:	Cycles: 2
Example:		
	call routine	;Call subroutine
routine:	 push r14 push r13	;Save r14 on the stack ;Save r13 on the stack
	 pop r13 pop r14 ret	;Restore r13 ;Restore r14 ;Return from subroutine
PUSH Rr		: Push Register on Stack

I USII KI	, I ush Register on Stack
$0 \le d \le 31$; STACK \leftarrow Rr

This instruction stores the contents of register Rr on the STACK. The stack pointer is post-decremented by 1 after the PUSH.

Flags	:	Cycles: 2
Example:		
	call routine	;Call subroutine
routine:	 push r14 push r13	;Save r14 on the stack ;Save r13 on the stack
	 pop r13 pop r14 ret	;Restore r13 ;Restore r14 ;Return from subroutine

RCALL k	; Relative Call to Subroutine
$-2K \le k \le 2K$; PC \leftarrow PC + k + 1

Relative call to an address within PC - 2K + 1 and PC + 2K (words). The return address (the instruction after the RCALL) is stored onto the stack. (See also CALL.) In the assembler, labels are used instead of relative operands. For AVR microcontrollers with program memory not exceeding 4K words (8K bytes) this instruction can address the entire memory from every address location. The stack pointer uses a post-decrement scheme during RCALL.

Flags:		Cycles: 3
Example:		
	rcall routine	;Call subroutine
routine:	push r14	;Save r14 on the stack
	pop r14 ret	;Restore r14 ;Return from subroutine

RET

; Return from Subroutine

Returns from subroutine. The return address is loaded from the stack. The stack pointer uses a pre-increment scheme during RET.

Flags:		Cycles: 4
Example:		
	call routine	;Call subroutine
routine:	 push r14	;Save r14 on the stack
	pop r14 ret	;Restore r14 ;Return from subroutine

RETI

; Return from Interrupt

Returns from interrupt. The return address is loaded from the stack and the Global Interrupt flag is set.

Note that the Status Register is not automatically stored when entering an interrupt routine, and it is not restored when returning from an interrupt routine. This must be handled by the application program. The stack pointer uses a pre-increment scheme during RETI.

Flags: Example:		Cycles: 4
extint:	 push r0	;Save r0 on the stack
	pop r0 reti	;Restore r0 ;Return and enable interrupts


RJMP k	; Relative Jump
$-2K \le k \le 2K$; PC \leftarrow PC + k + 1

Relative jump to an address within PC - 2K + 1 and PC + 2K (words). In the assembler, labels are used instead of relative operands. For AVR microcontrollers with program memory not exceeding 4K words (8K bytes) this instruction can address the entire memory from every address location.

Flags:		Cycles: 2
Example:		
	cpi r16,\$42	;Compare r16 to \$42
	brne error	;Branch if r16 not equal \$42
	rjmp ok	;Unconditional branch
error:	add r16,r17	;Add r17 to r16
	inc r16	;Increment r16
ok:	nop	;Destination for rjmp (do nothing)

ROL Rd	; Rotate Left through Carry
$0 \le d \le 31$	

Shifts all bits in Rd one place to the left. The C flag is shifted into bit 0 of Rd. Bit 7 is shifted into the C flag. This operation combined with LSL effectively multiplies multibyte signed and unsigned values by two.




		Cycles: 1
Example:		
-	lsl r18 rol r19 brcs oneenc	;Multiply r19:r18 by two ;r19:r18 is a signed or unsigned word ;Branch if carry set
oneenc:	nop	;Branch destination (do nothing)

$\frac{\text{ROR Rd}}{0 \le d \le 31}$

Shifts all bits in Rd one place to the right. The C flag is shifted into bit 7 of Rd. Bit 0 is shifted into the C flag. This operation combined with ASR effec-

tively divides multibyte signed values by two.



Combined with LSR, it effectively divides multibyte unsigned values by two. The Carry flag can be used to round the result.

; Rotate Right through Carry

Flags: S, V, N, Z, C.		Cycles: 1
Example:		
	lsr r19 ror r18 brcc zeroenc1 asr r17 ror r16 brcc zeroenc2	;Divide r19:r18 by two ;r19:r18 is an unsigned two-byte integer ;Branch if carry cleared ;Divide r17:r16 by two ;r17:r16 is a signed two-byte integer ;Branch if carry cleared
<pre>zeroenc1: zeroenc2:</pre>	 nop nop	;Branch destination (do nothing) ;Branch destination (do nothing)

APPENDIX A: AVR INSTRUCTIONS EXPLAINED

SBC Rd,Rr	; Subtract with Carry
$0 \le d \le 31, 0 \le r \le 31$; $\mathbf{Rd} \leftarrow \mathbf{Rd} - \mathbf{Rr} - \mathbf{C}$

Subtracts two registers and subtracts with the C flag and places the result in the destination register Rd.

Flags: H, S, V, N, Z, C.	Cycles: 1
Example:	;Subtract r1:r0 from r3:r2
sub r2,r0	;Subtract low byte
sbc r3,r1	;Subtract with carry high byte
SBCI Rd.K	: Subtract Immediate with Carry

SBCI Rd,K	; Subtract Immediate with Carry
$\underline{0 \le d \le 31, 0 \le r \le 31}$; $\mathbf{Rd} \leftarrow \mathbf{Rd} - \mathbf{K} - \mathbf{C}$

Subtracts a constant from a register and subtracts with the C flag and places the result in the destination register Rd.

Flags: H, S, V, N, Z, C.	Cycles: 1
Example:	
	;Subtract \$4F23 from r17:r16
subi r16,\$23	;Subtract low byte
sbci r17,\$4F	;Subtract with carry high byte
SBI A,b	; Set Bit in I/O Register
$0 \le A \le 31, \ 0 \le b \le 7$; I/O(A,b) ← 1

Sets a specified bit in an I/O register. This instruction operates on the lower 32 I/O registers.

Flags: ---.

Cycles: 2

Example:		
	out \$1E,r0	;Write EEPROM address
	sbi \$1C,0	;Set read bit in EECR
	in r1,\$1D	;Read EEPROM data

SBIC A,b	; Skip if Bit in I/O Register is Cleared
$0 \le d \le 31, 0 \le r \le 31$; If I/O(A,b) = 0 then PC \leftarrow PC + 2 (or 3) else PC \leftarrow PC + 1

This instruction tests a single bit in an I/O register and skips the next instruction if the bit is cleared. This instruction operates on the lower 32 I/O registers.

Flags:		Cycles: 1/2/3			
Example: e2wait:	sbic \$1C,1	;Skip next inst. if EEWE cleared			
czwart.	rjmp e2wait	;EEPROM write not finished ;Continue (do nothing)			
$\frac{\text{SBIS A,b}}{0 \le d \le 31, 0}$	$\leq r \leq 31$; Skip if Bit in I/O Register is Set ; If I/O(A,b) = 1 then PC ← PC + 2 (or 3) else PC ← PC + 1			

This instruction tests a single bit in an I/O register and skips the next instruction if the bit is set. This instruction operates on the lower 32 I/O registers.

Flags:	 Cycles: 1/2/3	
Example:		
waitset:	\$10,0 waitset	;Skip next inst. if bit 0 in Port D set ;Bit not set ;Continue (do nothing)

SBIW Rd + 1:Rd,K	; Subtract Immediate from Word
$d \in \{24, 26, 28, 30\}, 0 \le K \le 63$; $\mathbf{Rd} + \mathbf{1:}\mathbf{Rd} \leftarrow \mathbf{Rd} + \mathbf{1:}\mathbf{Rd} - \mathbf{K}$

Subtracts an immediate value (0-63) from a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers.

Flags: S	, V, N, Z, C.	Cycles: 2
Example:		
sl	biw r25:r24,1	;Subtract 1 from r25:r24
sl	biw YH:YL,63	;Subtract 63 from the Y-pointer
SBD Dd K		· Sat Rits in Ragistar

SBR Rd,K	; Set Bits in Register	
$16 \le d \le 31, 0 \le K \le 255$; Rd ← Rd OR K	

Sets specified bits in register Rd. Performs the logical ORI between the contents of register Rd and a constant mask K and places the result in the destination register Rd.

Flags: S,V←0, N, Z.

Cycles: 1

Example:

;Set bits 0 and 1 in r16

sbr r17,\$F0 ;Set 4 MSB in r17	sbr	r16,3	;Set	bits	0 and	ł 1	in	r16	
	sbr	r17,\$F0	;Set	4 MSB	in r	17			

SBRC Rr,b	; Skip if Bit in Register is Cleared
$\underline{0 \le r \le 31, 0 \le b \le 7}$; If $Rr(b) = 0$ then $PC \leftarrow PC + 2$ or 3 else $PC \leftarrow PC + 1$

This instruction tests a single bit in an I/O register and skips the next instruction if the bit is set. This instruction operates on the lower 32 I/O registers.

Cycles: 1/2/3

Flags: ---Example

le:		
S	ub r0,r1	;Subtract r1 from r0
S	brc r0,7	;Skip if bit 7 in r0 cleared
S	ub r0,r1	;Only executed if bit7 in r0 not cleared
n	ор	;Continue (do nothing)

SBRS Rr,b	; Skip if Bit in Register is Set
$0 \le r \le 31, 0 \le b \le 7$; If $Rr(b) = 1$ then $PC \leftarrow PC + 2$ or 3 else $PC \leftarrow PC + 1$

This instruction tests a single bit in a register and skips the next instruction if the bit is set.

Flags: H, S, V, N, Z, C.		Cycles: 1/2/3		
Examp	le:			
	sub r0,r1 sbrs r0,7 neg r0 nop	;Subtract r1 from r0 ;Skip if bit 7 in r0 set ;Only executed if bit 7 in r0 not set ;Continue (do nothing)		
SEC		; Set Carry Flag ; C ← 1		
	Sets the Carry flag (C) in S			
	Flags: $C \leftarrow 1$.	Cycles: 1		
Examp	le:			

;Set Carry flag sec adc r0,r1 ;r0=r0+r1+1

SEH			; Set Half Carry Flag ; H ← 1
	Flags:	e Half Carry (H) i H ← 1.	in SREG (Status Register). Cycles: 1
Examp	ole:	seh	;Set Half Carry flag
SEI			; Set Global Interrupt Flag ; I ← 1
lowing Examp	g SEI wi Flags:	-	t flag (I) in SREG (Status Register). The instruction fol- fore any pending interrupts. Cycles: 1
r		sei sec ;Note: will se	;Set global interrupt enable ;Set Carry flag et Carry flag before any pending interrupt
SEN			; Set Negative Flag ; N ← 1
Examp	Flags:	e Negative flag (N N ← 1.	N) in SREG (Status Register). Cycles: 1
Exump		add r2,r19 sen	;Add r19 to r2 ;Set Negative flag
$\frac{\text{SER F}}{16 \le d}$; Set all Bits in Register ; Rd ← \$FF
	Loads	\$FF directly to re	gister Rd.
Examp	Flags: ole:		Cycles: 1
		ser r17 out \$18,r17	;Set r17 ;Write ones to Port B
SES			; Set Signed Flag ; S ← 1
Examp	Flags:	e Signed flag (S) $S \leftarrow 1$.	in SREG (Status Register). Cycles: 1
p		add r2,r19 ses	;Add r19 to r2 ;Set Negative flag
SET			; Set T Flag ; T ← 1
		e T flag in SREG T ← 1.	(Status Register). Cycles: 1
Examp	ole:	set	;Set T flag

SEV		; Set Overflow Flag ; V ← 1	
	Sets the Overflow flag Flags: $V \leftarrow 1$.	(V) in SREG (Status Register). Cycles: 1	
Exampl	e		
1	sev	;Set Overflow flag	
SEZ		; Set Zero Flag	
		; Z ← 1	
	Sets the Zero flag (Z)	in SREG (Status Register).	
]	Flags: $Z \leftarrow 1$.	Cycles: 1	
Exampl	e:		
_	sez	;Set Z flag	
SLEEP			

This instruction sets the circuit in sleep mode defined by the MCU control regis-

Flags:		Cycles: 1
Example:		
	mov r0,r11 ldi r16,(1< <se) out MCUCR, r16</se) 	;Copy r11 to r0 ;Enable sleep mode
	sleep	;Put MCU in sleep mode

SPM

ter.

; Store Program Memory

SPM can be used to erase a page in the program memory, to write a page in the program memory (that is already erased), and to set Boot Loader Lock bits. In some devices, the program memory can be written one word at a time, in other devices an entire page can be programmed simultaneously after first filling a temporary page buffer. In all cases, the program memory must be erased one page at a time. When erasing the program memory, the RAMPZ and Z-register are used as page or word address, and the R1:R0 register pair is used as data(1). When setting the Boot Loader Lock bits, the R1:R0 register pair is used as data.

Refer to the device documentation for detailed description of SPM usage. This instruction can address the entire program memory.

	Flags:	Cycles: depends on t	he operation
	Syntax:	Operation:	Comment:
(i)	SPM	$(RAMPZ:Z) \leftarrow \$ffff$	Erase program memory page
(ii)	SPM	$(RAMPZ:Z) \leftarrow R1:R0$	Write program memory word
(iii)	SPM	$(RAMPZ:Z) \leftarrow R1:R0$	Write temporary page buffer
(iv)	SPM	$(RAMPZ:Z) \leftarrow TEMP$	Write temporary page buffer
			to program memory
(v)	SPM	BLBITS \leftarrow R1:R0	Set Boot Loader Lock bits

Stores one byte indirect from a register to data space. For parts with SRAM, the data space consists of the register file, I/O memory, and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.

The data location is pointed to by the X (16 bits) pointer register in the register file. Memory access is limited to the current data segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPX register in the I/O area has to be changed.

The X-pointer register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for accessing arrays, tables, and stack pointer usage of the X-pointer register. Note that only the low byte of the X-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPX register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes program memory, and the increment/ decrement is added to the entire 24-bit address on such devices.

Flags: ---.

Cycles: 2

	Syntax:	Operation:	Comment:
(i)	ST X, Rr	$(X) \leftarrow Rr$	X: Unchanged
(ii)	ST X+, Rr	$(X) \leftarrow \operatorname{Rr} X \leftarrow X + 1$	X: Postincremented
(iii)	ST –X, Rr	$\mathbf{X} \leftarrow \mathbf{X} - 1 \ (\mathbf{X}) \leftarrow \mathbf{Rr}$	X: Predecremented

Example:

clr r27	;Clear X high byte
ldi r26,\$60	;Set X low byte to \$60
st X+,r0	;Store r0 in data space loc. \$60(X post inc)
st X,rl	;Store r1 in data space loc. \$61
ldi r26,\$63	;Set X low byte to \$63
st X,r2	;Store r2 in data space loc. \$63
st -X,r3	;Store r3 in data space loc. \$62(X pre dec)

ST (STD)	; Store Indirect From Register to Data Space
	; using Index Y

Stores one byte indirect with or without displacement from a register to data space. For parts with SRAM, the data space consists of the register file, I/O memory, and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.

The data location is pointed to by the Y (16 bits) pointer register in the register file. Memory access is limited to the current data segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPY register in the I/O area has to be changed.

The Y-pointer register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for accessing arrays, tables, and stack pointer usage of the Y-pointer register. Note that only the low byte of the Y-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPY register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes program memory, and the increment/ decrement/displacement is added to the entire 24-bit address on such devices.

Flags: ---.

Cycles:2

	Syntax:	Operation:	Comment:
(i)	ST Y, Rr	$(Y) \leftarrow Rr$	Y: Unchanged
(ii)	ST Y+, Rr	$(\mathbf{Y}) \leftarrow \operatorname{Rr} \mathbf{Y} \leftarrow \mathbf{Y} + 1$	Y: Postincremented
(iii)	ST –Y, Rr	$Y \leftarrow Y - 1 (Y) \leftarrow Rr$	Y: Predecremented
(iiii)	STD Y + q, Rr	$(Y + q) \leftarrow Rr$	Y: Unchanged
			q: Displacement

Example:

clr r29	;Clear	Y high byte
ldi r28,\$60	;Set Y	low byte to \$60
st Y+,r0	;Store	r0 in data space loc. \$60 (Y postinc.)
st Y,rl	;Store	r1 in data space loc. \$61
ldi r28,\$63	;Set Y	low byte to \$63
		<u> </u>
st Y,r2	;Store	r2 in data space loc. \$63
st Y,r2 st -Y,r3		r2 in data space loc. \$63 r3 in data space loc. \$62 (Y predec.)

ST (STD)	; Store Indirect From Register to Data Space using In	

Stores one byte indirect with or without displacement from a register to data space. For parts with SRAM, the data space consists of the register file, I/O memory, and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.

The data location is pointed to by the Z (16 bits) pointer register in the register file. Memory access is limited to the current data segment of 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPZ register in the I/O area has to be changed.

The Z-pointer register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for stack pointer er usage of the Z-pointer register; however, because the Z-pointer register can be used for indirect subroutine calls, indirect jumps and table lookup, it is often more convenient to use the X or Y-pointer as a dedicated stack pointer. Note that only the low byte of the Z-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPZ register in the I/O area is updated in parts with more than 64K bytes data space or more than 64K bytes program memory, and the increment/decrement/displacement is added to the entire 24-bit address on such devices.

Flags: ---. Cycles: 2

(i) (ii) (iii) (iiii)	Syntax: ST Z, Rr ST Z+, Rr ST –Z, Rr STD Z + q, Rr	Operation: (Z) \leftarrow Rr (Z) \leftarrow Rr Z \leftarrow Z + 1 Z \leftarrow Z - 1 (Z) \leftarrow Rr (Z + q) \leftarrow Rr	Comment: Z: Unchanged Z: Postincremented Z: Predecremented Z: Unchanged,
			q: Displacement
Exam	ple:		
-	clr r31	;Clear Z high byte	
	ldi r30,\$60	;Set Z low byte to \$60	
	st Z+,r0	;Store r0 in data space	e loc. \$60 (Z postinc.)
	st Z,rl	;Store r1 in data space	_
	ldi r30,\$63	;Set Z low byte to \$63	
	st Z,r2	;Store r2 in data space	e loc. \$63
	st -Z,r3	;Store r3 in data space	e loc. \$62 (Z predec.)
	std Z+2,r4	;Store r4 in data space	e loc. \$64
OTO I	D.	· Stone Direct to Do	ta Space
STS k	/	; Store Direct to Da	ta space
$0 \le r$	$\leq 31, 0 \leq k \leq 65535$; (k) ← Rr	

Stores one byte from a register to the data space. For parts with SRAM, the data space consists of the register file, I/O memory, and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.

A 16-bit address must be supplied. Memory access is limited to the current data segment of 64K bytes. The STS instruction uses the RAMPD register to access memory above 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPD register in the I/O area has to be changed.

Flags:	Cycles: 2
Example:	
lds r2,\$FF00 add r2,r1 sts \$FF00,r2	;Load r2 with the contents of location \$FF00 ;Add r1 to r2 ;Write back

SUB Rd,Rr	; Subtract without Carry
$0 \le d \le 31, 0 \le r \le 31$; $\mathbf{Rd} \leftarrow \mathbf{Rd} - \mathbf{Rr}$

Subtracts two registers and places the result in the destination register Rd. Flags: H, S, V, N, Z, C. Cycles: 1

Example:		
	sub r13,r12	;Subtract r12 from r13
	brne noteq	;Branch if r12 not equal r13
noteq:	nop	;Branch destination (do nothing)

SUBI Rd,K	; Subtract Immediate
$16 \le d \le 31, 0 \le K \le 255$; $\mathbf{Rd} \leftarrow \mathbf{Rd} - \mathbf{K}$

Subtracts a register and a constant and places the result in the destination register Rd. This instruction works on registers R16 to R31 and is very well suited for operations on the X, Y, and Z-pointers.

Flags: H, S, V, N, Z, C. Cycles: 1

Example:		
	subi r22,\$11	;Subtract \$11 from r22
	brne noteq	;Branch if r22 not equal \$11
noteq:	nop	;Branch destination (do nothing)

SWAP Rd	; Swap Nibbles
$0 \le d \le 31$; $R(7:4) \leftarrow Rd(3:0), R(3:0) \leftarrow Rd(7:4)$

Swaps high and low nibbles i Flags:		bbles in a register. Cycles: 1
Example:	inc rl swap rl inc rl swap rl	;Increment r1 ;Swap high and low nibble of r1 ;Increment high nibble of r1 ;Swap back
$\frac{\text{TST Rd}}{0 \le d \le 31}$; Test for Zero or Minus ; Rd ← Rd • Rd

Tests if a register is zero or negative. Performs a logical AND between a register and itself. The register will remain unchanged.

Flags: S, V \leftarrow 1, N, Z.		Cycles: 1					
Example:							
	tst r0	;Test r0					
	breq zero	;Branch if r0=0					
	•••						
zero:	nop	;Branch destination (do nothing)					
WDR		; Watchdog Reset					

This instruction resets the watchdog timer. This instruction must be executed within a limited time given by the WD prescaler.

Flags:	Cycles: 1				
Example:					
wdr	;Reset watchdog timer				

SECTION A.3: AVR REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$3F (\$5F)	SREG	I	Т	н	S	V	N	Z	С
\$3E (\$5E)	SPH	-	-	-	-	SP11	SP10	SP9	SP8
\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
\$3C (\$5C)	OCR0			í	r/Counter0 Outp	out Compare Reg	gister		
\$3B (\$5B)	GICR	INT1	INT0	INT2	_	-	-	IVSEL	IVCE
\$3A (\$5A)	GIFR	INTF1	INTF0	INTF2	-	-	-	-	-
\$39 (\$59)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0
\$38 (\$58) \$37 (\$57)	TIFR	OCF2 SPMIE	TOV2 RWWSB	ICF1	OCF1A RWWSRE	OCF1B BLBSET	TOV1 PGWRT	OCF0 PGERS	TOV0 SPMEN
\$36 (\$56)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN		TWIE
\$35 (\$55)	MCUCR	SE	SM2	SM1	SM0	ISC11	ISC10	ISC01	ISC00
\$34 (\$54)	MCUCSR	JTD	ISC2	-	JTRF	WDRF	BORF	EXTRF	PORF
\$33 (\$53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00
\$32 (\$52)	TCNT0				Timer/Coun	iter0 (8 Bits)			
\$31 (\$51)	OSCCAL				Oscillator Calib	oration Register			
\$31 (\$31)	OCDR		-		On-Chip Del	bug Register			
\$30 (\$50)	SFIOR	ADTS2	ADTS1	ADTS0	_	ACME	PUD	PSR2	PSR10
\$2F (\$4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10
\$2E (\$4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10
\$2D (\$4D)	TCNT1H			Timer/	Counter1 – Cour	nter Register Hig	ih Byte		
\$2C (\$4C)	TCNT1L				Counter1 – Cou	-			
\$2B (\$4B)	OCR1AH				ter1 – Output Co		<u> </u>		
\$2A (\$4A)	OCR1AL				ter1 – Output Co				
\$29 (\$49)	OCR1BH				ter1 – Output Co				
\$28 (\$48)	OCR1BL				ter1 – Output Co				
\$27 (\$47)	ICR1H				unter1 – Input C				
\$26 (\$46)	ICR1L	5000	14/01/00		unter1 – Input C	, j	<u> </u>	0004	0000
\$25 (\$45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20
\$24 (\$44)	TCNT2		Timer/Counter2 (8 Bits) Timer/Counter2 Output Compare Register						
\$23 (\$43) \$22 (\$42)	OCR2 ASSR			TIME	r/Counter2 Outp	AS2	TCN2UB	OCR2UB	TCR2UB
\$22 (\$42) \$21 (\$41)	WDTCR	_			- WDTOE	WDE	WDP2	WDP1	WDP0
	UBRRH	URSEL			-	WDL		R[11:8]	WBIO
\$20 (\$40)	UCSRC	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL
\$1F (\$3F)	EEARH	-	-	-	-	-	-	EEAR9	EEAR8
\$1E (\$3E)	EEARL	EEPROM Address Register Low Byte							
\$1D (\$3D)	EEDR		-	-	EEPROM D	ata Register	-	-	
\$1C (\$3C)	EECR	_	_	_	_	EERIE	EEMWE	EEWE	EERE
\$1B (\$3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0
\$1A (\$3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0
\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0
\$18 (\$38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0
\$17 (\$37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0
\$16 (\$36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0
\$15 (\$35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0
\$14 (\$34) \$13 (\$33)	DDRC PINC	DDC7 PINC7	DDC6 PINC6	DDC5 PINC5	DDC4 PINC4	DDC3 PINC3	DDC2 PINC2	DDC1 PINC1	DDC0 PINC0
\$13 (\$33) \$12 (\$32)	PINC	PINC7 PORTD7	PINC6 PORTD6	PINC5 PORTD5	PINC4 PORTD4	PINC3 PORTD3	PINC2 PORTD2	PINC1 PORTD1	PINCU PORTD0
\$12 (\$32) \$11 (\$31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0
\$10 (\$30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0
\$0F (\$2F)	SPDR					a Register			
\$0E (\$2E)	SPSR	SPIF	WCOL	-	-	-	-	-	SPI2X
\$0D (\$2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0
\$0C (\$2C)	UDR				USART I/O I	Data Register			
\$0B (\$2B)	UCSRA	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM
\$0A (\$2A)		RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8
	UCSRB	TOTOL					luto		
\$09 (\$29)	UCSRB UBRRL			U	SART Baud Rate	e Register Low E	byte		
\$09 (\$29) \$08 (\$28)		ACD	ACBG	US ACO	ART Baud Rate	ACIE	ACIC	ACIS1	ACIS0
	UBRRL		ACBG REFS0				Í	ACIS1 MUX1	ACIS0 MUX0
\$08 (\$28) \$07 (\$27) \$06 (\$26)	UBRRL ACSR ADMUX ADCSRA	ACD	1	ACO	ACI MUX4 ADIF	ACIE MUX3 ADIE	ACIC		
\$08 (\$28) \$07 (\$27) \$06 (\$26) \$05 (\$25)	UBRRL ACSR ADMUX ADCSRA ADCH	ACD REFS1	REFS0	ACO ADLAR	ACI MUX4 ADIF ADC Data Reg	ACIE MUX3 ADIE jister High Byte	ACIC MUX2	MUX1	MUX0
\$08 (\$28) \$07 (\$27) \$06 (\$26) \$05 (\$25) \$04 (\$24)	UBRRL ACSR ADMUX ADCSRA ADCH ADCL	ACD REFS1	REFS0	ACO ADLAR ADATE	ACI MUX4 ADIF ADC Data Reg ADC Data Reg	ACIE MUX3 ADIE jister High Byte gister Low Byte	ACIC MUX2 ADPS2	MUX1	MUX0
\$08 (\$28) \$07 (\$27) \$06 (\$26) \$05 (\$25) \$04 (\$24) \$03 (\$23)	UBRRL ACSR ADMUX ADCSRA ADCH ADCL TWDR	ACD REFS1 ADEN	REFS0 ADSC	ACO ADLAR ADATE Two	ACI MUX4 ADIF ADC Data Reg ADC Data Reg -wire Serial Inte	ACIE MUX3 ADIE pister High Byte gister Low Byte erface Data Regi	ACIC MUX2 ADPS2	MUX1 ADPS1	MUX0 ADPS0
\$08 (\$28) \$07 (\$27) \$06 (\$26) \$05 (\$25) \$04 (\$24) \$03 (\$23) \$02 (\$22)	UBRRL ACSR ADMUX ADCSRA ADCH ADCL TWDR TWSR	ACD REFS1 ADEN TWS7	REFS0 ADSC TWS6	ACO ADLAR ADATE Two TWS5	ACI MUX4 ADIF ADC Data Reg ADC Data Reg o-wire Serial Inte TWS4	ACIE MUX3 ADIE jister High Byte gister Low Byte rface Data Regi TWS3	ACIC MUX2 ADPS2	MUX1 ADPS1 TWA0	MUX0 ADPS0 TWGCE
\$08 (\$28) \$07 (\$27) \$06 (\$26) \$05 (\$25) \$04 (\$24) \$03 (\$23)	UBRRL ACSR ADMUX ADCSRA ADCH ADCL TWDR	ACD REFS1 ADEN	REFS0 ADSC	ACO ADLAR ADATE Tws5 TWA4	ACI MUX4 ADIF ADC Data Reg ADC Data Reg -wire Serial Inte	ACIE MUX3 ADIE gister High Byte gister Low Byte erface Data Regi TWS3 TWA2	ACIC MUX2 ADPS2 ster TWA1 -	MUX1 ADPS1	MUX0 ADPS0

732 The AVR Microcontroller & Embedded Systems (Mazidi & Naimi)